Ic Techn+ology and Asic
نویسندگان
چکیده
The decision to use ASIC technology over a fullor semi-custom approach in the design of a computer system is influenced by many factors, and has a significant impact on the design methodology as well as on the completion schedule of the product. The Cray Research J90” line of 100-MHz supercomputer systems is an example of a system whose performance, cost, and schedule needs drove the designers to an ASIC solution. The J90 comprises varying numbers of ten unique ASICs, each designed in a 0.5-pm CMOS technology. The largest of the ASlCs contains more than 500000 equivalent two-way NAND CMOS gates. The design cycle, including integrated circuit and first-level packaging technology selection, took just over two years from concept to production. This paper presents a brief history of the Cray ELS (EntryLevel Systems) division and discusses some of the decision processes and trade-offs made during the design of the J90 system, including the decision to use ASIC technology, and its effect on the overall design methodology and CAD flow. The design methodology, which utilized a ground-rule-based HDUsynthesis approach, and the physical design of the chips, which made use of industry-standard and vendor-proprietary tools, are discussed. Finally, conclusions as to the applicability and the success of utilizing an “off-the-shelf” ASIC technology are drawn.
منابع مشابه
ASIC design protection against reverse engineering during the fabrication process using automatic netlist obfuscation design flow
Fab-less business model in semiconductor industry has led to serious concerns about trustworthy hardware. In untrusted foundries and manufacturing companies, submitted layout may be analyzed and reverse engineered to steal the information of a design or insert malicious Trojans. Understanding the netlist topology is the ultimate goal of the reverse engineering process. In this paper, we propose...
متن کاملASIC jeopardy-diagnosing without a FAB
Proceed 1089-35 IC diagnosis is the process of finding the defect causing a failure at IC test. But what do you do when you have a bad ASIC that does not fail IC test? When you are a systems manufacturer, this puts the quality of your products in jeopardy. Here is the all too common scenario. A board or system test fails, and an ASIC has been diagnosed as being faulty. It has been sent back to ...
متن کاملTunneling-Phase Logic Based Cellular Nonlinear Networks
The conti nued scali ng of integ rated circu it techn ology at its curre nt Moore s Law rate could lead to circu its conta ining over a billi on trans istors with 20 nanom eter featu res by the year 2015. While the progr ess in elect ronics thus far has relie d on the scali ng of trans istors and on an incre asingly compl ex maze of inter connecting wires , futur e circu itry will requi re a ma...
متن کاملData Encryption Standard ASIC Design and Development Report
This document describes the design, fabrication, and testing of the SNL Data Encryption Standard (DES) ASIC. This device was fabricated in Sandia's Microelectronics Development Laboratory using 0.6 μm CMOS technology. The SNL DES ASIC was modeled using VHDL, then simulated, and synthesized using Synopsys, Inc. software and finally IC layout was performed using Compass Design Automation’s CAE to...
متن کاملLayer 3 Switching Alternatives
Cut-Through switching techniques, and Application Spec@ic Integrated Circuit (ASIC)-based wire-speed routing both attempt to improve network pe~ormance whenever possible. While switching advocates prefer the, “Route once, switch thereafter” approach, ASIC-based routing vendors believe the “Route wherever you wish” approach is the prevailing long-term solution. Both attempt to eliminate the cost...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2002